Function _mm256_shuffle_f64x2

#[target_feature(enable = "avx512f", enable = "avx512vl")]
pub const fn _mm256_shuffle_f64x2(a: __m256d, b: __m256d, MASK: i32) -> __m256d

Shuffle 128-bits (composed of 2 double-precision (64-bit) floating-point elements) selected by imm8 from a and b, and store the results in dst.

Intel's documentation