Function `_mm512_maskz_shuffle_f64x2`

#[target_feature(enable = "avx512f")]
pub const fn _mm512_maskz_shuffle_f64x2(k: __mmask8, a: __m512d, b: __m512d, MASK: i32) -> __m512d

Shuffle 128-bits (composed of 2 double-precision (64-bit) floating-point elements) selected by imm8 from a and b, and store the results in dst using zeromask k (elements are zeroed out when the corresponding mask bit is not set).

Intel's documentation