Function _mm512_mask_shuffle_f32x4

#[target_feature(enable = "avx512f")]
pub const fn _mm512_mask_shuffle_f32x4(src: __m512, k: __mmask16, a: __m512, b: __m512, MASK: i32) -> __m512

Shuffle 128-bits (composed of 4 single-precision (32-bit) floating-point elements) selected by imm8 from a and b, and store the results in dst using writemask k (elements are copied from src when the corresponding mask bit is not set).

Intel's documentation