Function `_mm512_maskz_shuffle_i32x4`

#[target_feature(enable = "avx512f")]
pub const fn _mm512_maskz_shuffle_i32x4(k: __mmask16, a: __m512i, b: __m512i, MASK: i32) -> __m512i

Shuffle 128-bits (composed of 4 32-bit integers) selected by imm8 from a and b, and store the results in dst using zeromask k (elements are zeroed out when the corresponding mask bit is not set).

Intel's documentation