Function `_mm256_mask_compress_pd`

#[target_feature(enable = "avx512f", enable = "avx512vl")]
pub fn _mm256_mask_compress_pd(src: __m256d, k: __mmask8, a: __m256d) -> __m256d

Contiguously store the active double-precision (64-bit) floating-point elements in a (those with their respective bit set in writemask k) to dst, and pass through the remaining elements from src.

Intel's documentation